您当前的位置:
首页 >
文章列表页 >
Design and implementation of FPGA recursive architecture based on Steger algorithm
更新时间:2025-09-11
    • Design and implementation of FPGA recursive architecture based on Steger algorithm

    • Issue 9, Pages: 78-81(2008)
    • DOI:10.13873/j.1000-97872008.09.017    

      CLC: TP29-AI
    • Published:2008

    移动端阅览

  • ZHANG Yuan, ZHANG Guang-jun, JIANG Jie. Design and implementation of FPGA recursive architecture based on Steger algorithm[J]. 2008, (9): 78-81. DOI: 10.13873/j.1000-97872008.09.017.

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

220

下载量

10

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Study on application of nickel-chromium alloy wire in differential transformer displacement sensor
River flow velocity and flow measurement system based on multi-conductance flow velocity measurement sensor
Design of FPGA-based high speed synchro-to-digital converter

Related Author

ZHANG Yongchao
ZHAO Luhuai
PANG Pengfei
ZHANG Yongchao
ZHAO Luhuai
LI Bin
MENG Hua
ZHAO Jiao

Related Institution

Xi’an Jiaotong University City College
School of Electrical Engineering,Xi’an Jiaotong University
School of Electronic and Information Engineering,Dalian University of Technology
大连理工大学电子与信息工程学院
0