1. 浙江大学超大规模集成电路研究所
2. 杭州市中天微系统有限公司
纸质出版:2012
移动端阅览
[1]曾健林,黄凯,马德,冯炯,葛海通,严晓浪.高速可配RSA加速器设计与实现[J].传感器与微系统,2012,31(06):97-100.
ZENG Jian-lin1, HUANG Kai1, MA De1, et al. Design and implementation of high-speed configurable RSA accelerator[J]. 2012, 31(6): 97-100.
[1]曾健林,黄凯,马德,冯炯,葛海通,严晓浪.高速可配RSA加速器设计与实现[J].传感器与微系统,2012,31(06):97-100. DOI: 10.13873/j.1000-97872012.06.026.
ZENG Jian-lin1, HUANG Kai1, MA De1, et al. Design and implementation of high-speed configurable RSA accelerator[J]. 2012, 31(6): 97-100. DOI: 10.13873/j.1000-97872012.06.026.
为实现高速可配RSA硬件加速器
提出了一种基于基—64蒙哥马利算法的模乘器流水线架构及其对应的可配置存储结构。通过五级流水线的并行运算和存储器的灵活配置
可以高效地实现256位到2048位的RSA运算。实验结果表明:与其他相关工作比较
提出的流水线架构能够取得较好的性能和资源消耗比
加速器在模乘器性能和数据吞吐率方面有明显提高。在73 k门硬件资源下
在1024位RSA运算情况下
实现了333 kbps的数据吞吐率。
To implement high-speed configurable RSA accelerator
a pipelined modular multiplier architecture based on radix—64 Montgomery modular multiplication algorithm and its corresponding configurable memory architecture are proposed.With parallel calculation of five-stage pipeline and configurable memory
it fulfills RSA calculation ranging from 256-bit to 2048 bit efficiently.As is shown in experiment
compared with other related works
the proposed pipeline architecture can reach better tradeoff between performance and resource.The accelerator is able to increase the performance of modular multiplier and total data throughput.With 73-kilo gates
it achieves 333 kbps data throughput for 1024-bit RSA calculation.
一种Montgomery模乘算法硬件结构 [J]. 王缔郦,白国强,陈弘毅. 微电子学与计算机 . 2010(05)
改进的蒙哥马利算法及其模乘法器实现 [J]. 蒋晓娜,段成华. 计算机工程 . 2008(12)
Modular multiplication without trial division [J] . Peter L. Montgomery. Mathematics of Computation . 1985 (170)
A method for obtaining digital signatures and public-key cryptosystems [J] . R. L. Rivest,A. Shamir,L. Adleman. Communications of the ACM . 1978 (2)
0
浏览量
82
下载量
3
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621