上海大学通信与信息工程学院
纸质出版:2025
移动端阅览
顾文菁, 张轩, 姚镭. 0.9μA 0.039 mm2的神经信号采集前端IC[J]. 传感器与微系统, 2025,(2):119-122.
顾文菁, 张轩, 姚镭. 0.9μA 0.039 mm2的神经信号采集前端IC[J]. 传感器与微系统, 2025,(2):119-122. DOI: 10.13873/J.1000-9787(2025)02-0119-04.
随着神经科学的发展,降低单位通道所消耗的功耗和硅面积成为设计多通道植入式神经接口电路的关键。提出了一种在通道内使用低功耗比较器将模拟信号转化为带有神经动作电位(AP)特征的数字信号的方式来降低单位通道的功耗和面积,所提出的原型电路包括低噪声放大器、带通滤波器和比较器,在中芯国际(SMIC)0.18μm CMOS标准工艺下设计和制造,核心电路面积为0.039 mm
2
。在实验室测试环境中,电路的中频增益为63.2 dB
在0.3~10 kHz带宽范围内的总等效输入噪声为6.1μV
rms
噪声效率因子(NEF)为2.2
该电路能够识别18μV
PP
的信号,在1.8 V电源电压下的功耗仅为1.66μW。
Fereidoon Hashemi Noshahr,Morteza Nabavi,Mohamad Sawan.Multi-Channel Neural Recording Implants: A Review[J].Sensors,2020.
Lee Han Sol,Park Hangue,Lee Hyung Min.A Multi-Channel Neural Recording System with Adaptive Electrode Selection for High-Density Neural Interface[J].42ND ANNUAL INTERNATIONAL CONFERENCES OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY: ENABLING INNOVATIVE TECHNOLOGIES FOR GLOBAL HEALTHCARE EMBC'20,2020.
Park Sung Yun,Cho Jihyun,Na Kyounghwan,Yoon Euisik.Modular 128-Channel $\Delta$ - $\Delta \Sigma$ Analog Front-End Architecture Using Spectrum Equalization Scheme for 1024-Channel 3-D Neural Recording Microsystems[J].IEEE Journal of Solid-State Circuits,2018.
Greenwald Elliot,Masters Matthew R,Thakor Nitish V.Implantable neurotechnologies: bidirectional neural interfaces--applications and VLSI circuit implementations.[J].Medical & biological engineering & computing,2016.
Anne Beuter,Jean-Pascal Lefaucheur,Julien Modolo.Closed-loop cortical neuromodulation in Parkinson’s disease: An alternative to deep brain stimulation?[J].Clinical Neurophysiology,2014.
Daniel J. Chew,Lan Zhu,Evangelos Delivopoulos,Ivan R. Minev,Katherine M. Musick,Charles A. Mosse,Michael Craggs,Nicholas Donaldson,Stéphanie P. Lacour,Stephen B. McMahon,James W. Fawcett.A Microchannel Neuroprosthesis for Bladder Control After Spinal Cord Injury in Rat[J].Science Translational Medicine,2013.
Institute of Microelectronics, Singapore,Institute of Microelectronics, Singapore,EEE, Nanyang Technological University, Singapore,EEE, National University of Singapore, Singapore,EEE, National University of Singapore, Singapore,Institute of Microelectronics, Singapore.800<U+2005>nW 43<U+2005>nV/√Hz neural recording amplifier with enhanced noise efficiency factor[J].Electronics Letters,2012.
Wattanapanitch W,Sarpeshkar R.A low-power 32-channel digitally programmable neural recording integrated circuit.[J].IEEE transactions on biomedical circuits and systems,2011.
Reid R. Harrison.The Design of Integrated Circuits to Observe Brain Activity.[J].Proceedings of the IEEE,2008.
Reid R. Harrison,Cameron Charles.A low-power low-noise CMOS amplifier for neural recording applications[J].IEEE Journal of Solid-State Circuits,2003.
马翔,金德鹏,苏历,曾烈光.基于噪声消除技术的超宽带CMOS低噪声放大器设计[J].传感器与微系统,2011(11).
0
浏览量
0
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010802024621