基于FPGA的可配置神经网络硬件设计[J]. 訾晶;张旭欣;王钰;金婕.传感器与微系统,2020(12)

基于卷积神经网络的手势识别方法[J]. 郝禹哲;张玉金;田海越;彭冬生;余洛;袁天夫.传感器与微系统,2020(05)

Fast 2D Convolution Algorithms for Convolutional Neural Networks[J]. Chao Cheng;Keshab K. Parhi.IEEE Transactions on Circuits and Systems I: Regular Papers,2020

FPGA-Based Implementation of a Real-Time Object Recognition System Using Convolutional Neural Network[J]. Azarmi Gilan Ali;Emad Mohammad;Alizadeh Bijan.IEEE Transactions on Circuits and Systems II: Express Briefs,2020

Fast Hardware Architecture for 2-D Separable Convolution Operations[J]. Mukherjee Debasish;Mukhopadhyay Susanta.IEEE Transactions on Circuits and Systems II: Express Briefs,2018

Deep Learning with Darwin: Evolutionary Synthesis of Deep Neural Networks[J]. Mohammad Javad Shafiee;Akshaya Mishra;Alexander Wong.Neural Processing Letters,2018

Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA[J]. Ma Yufei;Cao Yu;Vrudhula Sarma;Seo Jae sun.IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2018

Design of reconfigurable array processor for multimedia application[J]. Zhu Yun;Lin Jiang;Shuai Wang;Xingjie Huang;Hui Song;Xueting Li.Multimedia Tools and Applications,2018

Angel-Eye: A Complete Design Flow for Mapping CNN Onto Embedded FPGA.[J]. Kaiyuan Guo;Lingzhi Sui;Jiantao Qiu;Jincheng Yu;Junbin Wang;Song Yao;Song Han;Yu Wang 0002;Huazhong Yang.IEEE Trans. on CAD of Integrated Circuits and Systems,2018

Efficient Deep Neural Network Serving: Fast and Furious.[J]. Feng Yan 0001;Yuxiong He;Olatunji Ruwase;Evgenia Smirni.IEEE Trans. Network and Service Management,2018